Introduction
At Fermi National Accelerator Laboratory typically a number of experiments are simultaneously set up and working in each of five geographically separated experimental areas. Figure 1 illustrates the approximate Laboratory layout. The accelerator cycle typically runs about three to six seconds of acceleration period during which time little of interest to the experimenters occurs and then a constant energy period during which time the beam is extracted slowly over a period of that one second to must experiments. During this one second spill time, based upon high speed electronics logic decisions, an interrupt to a local on-line computer system is generated and data is strobed from the high speed electronics into the computer. This data strobe typically is of the order of 100 mini-computer words of data and frequently of the order of 100 triggers occur during one spill period. The mini-computers collect data in this manner, buffer and frequently format the data and then store this data on tape as the primary data long term storage medium. The mini's also operate on some fraction of the data to monitor the operation of the experiment, usually in close interaction with the experimenter.
Frequently it occurs, however, that the minicomputer is inadequate in computing power to give an adequate physics result to the experimenter. For this reason it is necessary to have additional computing power available to make these more extensive calculations. Given today's technology it is possible to add floating point hardware to a modern mini-computer to alleviate this situation. However, since there are a large number of mini-computers installed in our Laboratory, and also because frequently more computing power is required than can To aid in system checkout and error diagnosis, all imrportant control registers can be set and cleared by CAMAC cormrnands. In addition various sections of the automatic logic can be inhibited by setting control bits. The CAMAC comrrnands and register configuration are detailed in Table 1. A normal BISON-NET block transfer operation starts with an F(16) block write comnand to the TM nodule. The first word of a block transfer is treated in special way by the TM module. The low order ten bits of the first word give the word count of the block transfer, and are set by software. The value of this word count is stored in word count register (WCR), and is continuously compared with the memory address register (MAR) during transfer. The first word is also stored in its entirety in the first location of the MOS menory. The MAR is incremented at the CAMAC S2 time and successive words are stored in successive nemry locations. The TM nrodule monitors the rate at which words are received from CAMAC and when a break is determined by a pause greater than a preset time (as determined by the particular computer branch driver cormination) the remory load operation is terminated. If the MAR and the V-R do not match, an error condition is indicated. The iMAR is then reset to zero.
If this match is successful and if no other error conditions exist, the T/R nodule receives a signal indicating that a block is available for transfer to the remote station. The T/R module now switches the memory data path from reading from the CAMAC dataway to writing on the T/R dataway. The T/R module serializes the memory words, adds parity and control bits, generates Di-phase code (similar to Manchester code) for transmission and transmits the serial data at its internal clock rate. The MAR is advanced by pseudo S2 pulses generated in the T/R module and transmission continues until terminated by equality between the MAR and WCR. 
FUTURE COMPUTER
CHANNEL passing one buffer per beam spill could write blindly with the expectation that the last buffer would almist always
T/R Module
The T/R modules at each end of the transmission link control the traffic between the four memory modules. Operation is almost full duplex in that transmission can occur simultaneously in both directions. A key feature of the T/R module ( Figure 2 ) is its two status registers. Each T/R module contains a 24 bit local status register (LSR) which indicates all its important control functions. In addition each T/R nodule also contains a second register, the remote status register (RSR), which holds the most recently received contents of the local status register from the T/R module at the remote station. Thus each T/R module is constantly aware of its own status and the status of the remote T/R module. If there is no other traffic, status is transmitted at about 0.1 second intervals. One of the LSR bits, and a front panel light indicate that the T/R module is regularly receiving status from the remote station. Since this equivalent bit from the remote T/R module is returned in the RSR and is indicated with a second light, quick visual determination that transmission is taking place in both directions is possible. If this status protocol fails a T/R nodule LAM is set. The CAMAC commands and register identification for the T/R nodule are listed in Table 2 .
In general, aniy change of the LSR initiates the transmission of its contents. Since this is often critical information, status words have priority over data words and are inserted in a data block whenever they occur. Tws bits in each transmitted word are used to identify the first word in a data block, a word in a block, the last word in a data block, and a status word. Transmission is by 40 bit data words separated by 4 bit spaces. The data format ( Figure 5 ) consists of 24 data bits, 4 lateral (odd) parity bits, two word identifying bits, a phase bit, and 8 long (even) parity bits. An extra bit allows later system expansion. Since the receiver circuitry is time sensitive, requiring 40 data bits at regular intervals followed by a space, the transmission link is less sensitive to white noise than the 12 parity bits would otherwise indicate. It is expected that this scheme is sufficiently protective that the undetected error rate will 2 be insignificant. In the design, emphasis has been placed on error detection and retransmission rather than error correction.
As mentioned earlier, T/R module status bits prevent loading a TM module until its previous contents have been successfully transferred to the remote station. Once the TM module is loaded, the T/R attempts to transfer the memory contents. First the T/R checks to see if the last block transmitted has been unloaded.
If not, the T/R waits indefinitely for a status condition indicating the unload has taken place. Initially this wait was to be terminated by a short hardware time out, however global considerations make it de- sirable to allow a rather long wait to accomridate unusual load conditions at the central computer. Once the T/R module determines that the remote memory is empty, transmission is attempted. The T/R nodule then waits somewhat longer than the round trip cable time for a status word acknowledging that the block has been received correctly. If this is not received the block is retransmitted. This continues until transmission is successful or a hardware time out occurs.
Since only the data blocks are acknowledged, loss of a status word could result in the retransmission of a correctly received block. If the receiving station computer happened to be very prompt in unloading its memory it could receive the same block twice. To prevent this, each word contains a phase bit which alternates on successive blocks. Comxparison of the phase of an incoming block with the phase of the last good block received allows discarding of repeat transmissions of good blocks.
In order to allow shared use of transmission facilities, the first word of each block and all status words contain an 8 bit T/R nodule address which is automatically inserted by the hardware in the high order 8 bits. In order for communication to take place the two T/R nodules must be selecter switch set to the same address.
The T/R module contains a number of features which aid in the detection and correction of troubles. First and foremost is the continuous exchange of status which constantly exercises about 90% of the hardware. If this fails, the local T/R module can be tested by setting the loop back bit of the local status register which logically connects the output to the input line and tests everything but the line drivers. Setting the remote loop back bit in the remote nodule via status transmission requires only a fraction of the remote module to be operational and tests the transmission line both ways. Other control bits allow set-ting a LAM to interrupt the remote mDdule, and imediate status transmission from the local and remote module. Automatic operation can be inhibited and transmission can be controlled step by step using the status registers and various interrupts.
The Di-phase code used for transmission is self clocking, requiring only approximate match of the receiving mrodule clock to the transmitted data and only one transmission line in each direction.i The transmission line (presently coaxial cable) is driven by a balanced transformer coupled driver for good common node rejection.
Multiplexer
Since each transmitted message carries the address of the pair of the T/R modules, this is used to allow several sets of nodules to use the same transmission link. The scheme used is to poll the multiplexer T/R nodules until one is found with a message. This module is then given exclusive use of the link until it has completed transmission of a single block or status word. If retransmission is required, however, it is placed at the end of a queue. At the receiving end, all modules receive all messages in parallel, ignoring messages addressed to other modules.
Current Status
Three T/R modules and five memory nodules have been fabricated and tested. This is enough for one complete link with a spare for each position. These modules have been operated successfully at a 4 MHZ bit rate between two PDP-ll's connected by 11,000 feet of cable, system checkout is nearly complete with presently planned module logic changes being required only to aid system programmring or diagnostic software. The T/R nodule and the memnry module require approximately 180 and 160 integrated circuits respectively.
The operating system software is completely specified with coding progressing for both the PDP-ll user software and the CDC 6600 system software. Individual module diagnostic routines have been written as well as a very flexible CAMAC Macro diagnostic language which is usable for any PDP-ll CAMAC system using a BD0-11.
A contract has been placed for a Branch Driver for the CDC 6600.. The vendor is presently testing their hardware connection to the CDC 6600 channel.
Operation on line with an experiment is expected by the end of the first quarter of 1975 with a dozen or so users by mid-year.
